Abstract-During the AC impedance characterization of de-capacitors, and we will discuss two techniques to restore the vices, from the kHz-range up to the GHz-range, accuracy can measurement accuracy in the MHz range: be lost when a DC voltage is applied. Commercial high-voltage broadband bias-tees are often voltage-dependent, which can cause a. through an additional calibration at the applied voltage. Bias-tees are electronic circuits that supply a DC voltage to unanticipated DC voltage sensitivity of the bias-tee. Before a DUT, while the AC measurement signal can pass undisturbed performing the device measurements with any Vector Network from the measurement equipment to the DUT and back. A Analyzer (VNA), a calibration is required to subtract the series capacitor C, between the AC ports (see Fig. 1 ) blocks parasitic contributions of the VNA, bias-tee(s), cable(s) and the DC signal from the measurement equipment connected to probe(s). A VNA generates AC signals, and can record the port 1. A resistor R and/or a coil L provide a DC current and magnitude and phase of the reflected and transmitted signals. voltage to the device at port 3, while blocking the AC signal On each measurement port of the VNA a bias-tee is connected. from the DC power supply connected to port 2. short pulse measurements. Wide-band measurements are also Fig. 1 . Simple and common bias-tee designs with a R-C or a L-C required for material characterization. We use bias-tees for architecture. characterization of capacitors with new dielectric materials. The DC sensitivity of a commercial bias-tee is shown during The choice for either a resistor or an inductor depends the measurements by a gradual change in phase at low fre-on the amount of DC current required for the application. quencies and a resonance. These two effects are systematically For relatively small currents a resistor is used, while for analyzed in this work.
Bias-tees are electronic circuits that supply a DC voltage to unanticipated DC voltage sensitivity of the bias-tee. Before a DUT, while the AC measurement signal can pass undisturbed performing the device measurements with any Vector Network from the measurement equipment to the DUT and back. A Analyzer (VNA), a calibration is required to subtract the series capacitor C, between the AC ports (see Fig. 1 ) blocks parasitic contributions of the VNA, bias-tee(s), cable(s) and the DC signal from the measurement equipment connected to probe(s). A VNA generates AC signals, and can record the port 1. A resistor R and/or a coil L provide a DC current and magnitude and phase of the reflected and transmitted signals. voltage to the device at port 3, while blocking the AC signal On each measurement port of the VNA a bias-tee is connected. from the DC power supply connected to port 2.
The function of a three-port bias-tee is to superimpose a DC input voltage with the AC signal of the VNA [3] The DC sensitivity of a commercial bias-tee is shown during The choice for either a resistor or an inductor depends the measurements by a gradual change in phase at low fre-on the amount of DC current required for the application. quencies and a resonance. These two effects are systematically For relatively small currents a resistor is used, while for analyzed in this work.
relatively large currents (e.g. I >10 mA) inductors are used. In this paper we elaborate how a bias-tee works and we Inductors likely become self-resonant at higher frequencies discuss trade-offs made in commercial high-voltage wide-band due to parasitic capacitances and require a multi-stage design bias-tee designs. The measurement problems are exemplified to suppress those resonances. Resistors can provide a flat through characterization of a commercial Picosecond bias-impedance over a wide frequency range and are preferred if tee. Furthermore, we mention the properties of ferroelectric the small AC dissipation and the DC current limitation can Fig. 2 . The RF measurement setup which was used to show the phase in the crystal structure with temperature and relaxation of difference over frequency before and after applying Vdc =60 V. Two In th lo k* l frqec rage lekg curets commercial bias-tees Picosecond 5530A-104 were connected in series to port di1poles [7] .I n O H rqec rne eKg urns 1 (P1) and 2 (P2) of the VNA. The AC power of the VNA was set at PAC 0 ferroelectric domain switching, domain wall movements, dBm. impurity atom reorientation or space charges dominate the capacitive response. At high frequencies atomic and dipole
The DC voltage was isolated from the VNA by the blocking relaxations and soft phonon modes contribute to a high capacitor in each bias-tee. The phase of the transmission signal S21 was analyzed. After a short-open-load-through (SOLT) significant close to f = 3 MHz due the voltage-dependent calibration the bias-tees were measured at Vdc = 0 V and resonance of the ferroelectric capacitor. The effect of a change disconnected. The bias-tees were then terminated with a short in the relative dielectric constant of the ferroelectric capacitor or a load, after which a Vdc = 60 V voltage-stress was applied DUT with DC voltage is also shown.
on one of the DC voltage ports. Then the bias-tees were connected again to the RF measurement setup and the S-20
''""I1I I parameters were obtained (without DC voltage). The phase of [ ' l "vdc OV the transmission S21 before the voltage stress was subtracted vdc =5 V from the phase after stress and is depicted in Fig. 3 was successfully removed (see Fig. 4 ). A short-circuit and a precise 50 Q load calibration are not possible due to the Fig. 3 . The difference in phase over frequency before and after applying 60 excessive DC current that would flow. Voltage-independent V DC voltage stress. Two commercial bias-tees Picosecond 5530A-104 were connected in series to two ports of the VNA (see Fig. 2 ). The AC power of capacitors as calibration standards would help, but a voltagethe VNA was set at PAC = 0 dBm. independent bias-tee would be better. This solution will be discussed in the following subsection. The phase is critical for a measurement of the equivalent series capacitance Cser of a metal-insulator-metal (MIM) capaci-B Hardware solution. development of a new bias-tee tor with a 123 nm thick ferroelectric BST layer (see Fig. 4) . A To reduce the measurement errors in the low frequency one-port S-parameter measurement was performed on a 30 ,utm region, new wide-band high-voltage bias-tees with and withx 30 ,um large device electrode from the kHz frequency range out limiters were designed, fabricated and tested. The new up to the low GHz range, using a ground-signal-ground (GSG) hardware solution uses an NP0-type capacitor. The NP0 clasprobe. A SOLT calibration at Vdc = 0 V on a Picoprobe CS-5 sification means that the capacitor has virtually no voltage and calibration substrate preceded the actual measurements. The S-temperature dependence. For the development of the new biasparameters from the VNA were converted to Z-parameters [2] tee a high voltage 1206 (large) discrete NP0 capacitor with a and the RSCS series capacitance model of equation 2 was used custom coplanar waveguide design was used with a simple to extract 0ser, which equals Cs. The capacitance shows a R-C architecture (see Fig. 5 ). typical dispersion at Vdc 0 V (see Fig. 4 kHz-3 GHz. Note that the bias-tees without diodes have a Fig. 6 . The schematic of the bias-tee with multiple resistors, a large capacitor, wider bandwidth (see Fig. 9 ). the PIN diodes and the coplanar waveguide matched to 50 Q at which port were compared with a commercial wide-band high-voltage Frequency [Hz] Picosecond 5530A-104 bias-tee. The return loss SI,, the reverse transmission S13, and the isolation loss S12 are shown Fig. 8 . The reverse transmission path SI3 of the new bias-tees was compared in Fig. 7, Fig. 8, and Fig. 10 , respectively. In Fig. 9 the to the commercial bias-tee at Vdc = 0 V with PAC = -10 dBm.
magnitude of the transmission Sj3 of the bias-tee with diodes and the bias-tee without diodes are compared.
In Fig. 10 the DC bias port isolation S12 is shown. The The Picosecond bias-tee has a resistor of R 1 kQ and insertion loss S12 of the Picosecond bias-tee starts constant a capacitor of C =82 nF, compared to R 1 MQ of the due to its 1 kQ resistance, then followed by a low-pass new bias-tee with a C =3.3 nF. The lower capacitance of the cut-off. The S12 of the new bias-tee in Fig. 10 shows new bias-tee has two reasons: The amount of stored energy excellent performance up to the resonance around f 3 GHz. that could damage the equipment at the higher voltage rating However, the bias-tee can still be used above the resonance The AC impedance measurement accuracy for device char- A capacitor with an A1203 -based dielectric in a low temper-PIN diode limiters was designed, fabricated, and tested. The ature co-fired ceramic (LTCC) substrate was measured with the resulting bias-tee showed excellent characterization results up new bias-tees at high voltages varying from Vdc = 0 to 400 V. to several gigahertz with no voltage-dependence impact due
The measurement setup is formed by a two-port measurement to the bias-tee. with one bias-tee on each port is connected to one probe each. The voltage-independent behavior of the bias-tees, with ACKNOWLEDGMENT a capacitor test-structure with a value of 8.3 pF is shown in
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